There are five major elements required for the development of an intelligent robot system. Four The fundamental paradigm of the NASREM conceptual architecture i s shown in Figure 1 . The control system i s represented as a three legged hierarchy of computing modules, serviced by a communications system and a global memory. The task decomposition modules perform real-time planning and task monitoring functions: they decompose task goals both spatially and temporally. The sensory processing modules filter, correlate, detect, and integrate sensory information over both space and time in order to recognize and measure patterns, features. objects, events, and relationships in the external world. The world modeling modules answer queries, make predictions, and compute evaluation functions on the state space defined by the information stored in global memory. Global memory is a database which contains the system's best estimate of the state of the external world. The world modeling modules keep the global memory database current and consistent.
The fundamental paradigm of the NASREM conceptual architecture i s shown in Figure 1 . The control system i s represented as a three legged hierarchy of computing modules, serviced by a communications system and a global memory. The task decomposition modules perform real-time planning and task monitoring functions: they decompose task goals both spatially and temporally. The sensory processing modules filter, correlate, detect, and integrate sensory information over both space and time in order to recognize and measure patterns, features. objects, events, and relationships in the external world. The world modeling modules answer queries, make predictions, and compute evaluation functions on the state space defined by the information stored in global memory. Global memory is a database which contains the system's best estimate of the state of the external world. The world modeling modules keep the global memory database current and consistent.
TASK IXCOMPOSITION
The first leg of the hierarchy consists of task decomposition modules which plan and execute the decomposition of high level goals into low level actions. Task decomposition involves both a temporal decomposition (into sequential actions along the time line) and a spatial decomposition (into concurrent actions by different subsystems). Each task decomposition module at each level of the hierarchy consists of a j ob assignment manager, a set of planners, and a set of executors.
WORLD MODELING
The second leg of the hierarchy consists of world modeling modules which model and evaluate the state of the world. The "world model" i s the system's best estimate and evaluation of the history, current state, and possible future states of the world, including the states of the system being controlled. The The command parameters include a coordinate system specification Cz which indicates the coordinate system in which the current command is to be executed. Cz can specify joint, endeffector, or Cartesian (world) coordinates. Given with respect to this coordinate system are desired position. velocity, and acceleration vectors (zd, zd, zd) for the manipulator, and the desired force and rate of change of force vectors (fd, fd). These command vectors fonn the attractor set for the manipulator. The K's are the gain coefficient mahices for error terms in the control equations. The selection matrices (SS) apply to certain hybrid force/position control algorithms. Finally, the "Algorithm " specifier s e l e c t s the control algorithm to be executed by the Servo Level.
When the Servo Level planner receives a new command specification, the planner transmits certain information to world modeling. This information includes an attention function which tells world modeling where to concentrate i t s efforts, i.e. what information to compute for the executor. The executor simply executes the algorithm indicated in the command specification, using data supplied by world modeling as needed. A more complete description of the Servo Level i s available in [9] where the vast majority of the existing algorithms in the literature are described. The same process for developing the interfaces based on the literature has also been performed for the Primitive level and is available in [l 11 . While the procedure is planned for each level in the hierarchy, the amount of literature suppon tends to decrease as one moves up the hierarchy.
HARDWARE ANDsoFTwAREARcm~s
Once the interfaces are defined, it i s possible to choose a computer architecture and begin to realize the system. This section w i l l describe the specific implementation under construction at NIST. While every effort is being made to do the job properly, there i s no reason to assume that this implementation is optimal in any way. I t i s simply illustrates one realistic method to implement the NASREM architecture.
While a functional architecture is technology independent, i t s implementation obviously depends entirely on the state-of-the-art of technology. The designer must choose existing computers, buses, languages, etc., and, from these tools, produce a computer architecture capable of performing the functions of the functional architecture. The system must adequately meet the real-time aspects of the controller so that adequate performance i s achieved through careful consideration of computer choice, multiple processor real -time operating system, inter -processing communication requirements, tasking within certain p r o c e s s o r s , etc. For a more detailed description of this methodology, see 1121.
SOFTWARE DEVELOPMENTENVIRONMENT
The NIST implementation considers two aspects of the process: the development environment in which the code i s developed, debugged, and tested as well as possible, and the target environment where the code for the real-time robot control system is executed. Figure 5 shows the approach. A network of S U N workstations running UNIX is used for the development environment, sacrificing the speed of the developed code for the ease of development. Once the code i s tested as well as possible, it is downloaded to the target system. The target system consists of a VME backplane of several (currently 6) Motorola 68020 processors. For rapid iconic image processing, the PIPE system I131 i s interfaced. The target hardware drives the Robotics Research Corporation a n n .
From the software side, the multiprocessing operating system used for the target is required to be as simple as possible so that the overhead i s minimized. The duties of the opemting system are limited to very simple actions such as downloading and starting up the processors and interprocessor communication. Tasking is not performed at the lower levels of the hierarchy because of the overhead associated with context switches. NIST researchers are currently investigating three alternatives for tasking: tasking provided by the native compiler, pSOS tasking, and ADA tasking. Interprocessor communications alternatives including PRISM, sockets, etc., must also be evaluated empirically. The actual application code is written in ADA. Although ADA compilers usually cannot currently produce code as efficient as other languages such as C, MST researchers have shown that the gap is steadily decreasing [141. The application code is developed by programming the processes which achieve the functions associated with the boxes in the functional architecture. The problem then becomes one of assigning each of the processes, such as those shown in Figure  2 , to a particular processor. There i s a clear trade-off between the cost of the solution and the performance of the system. There are currently no software tools which automatically perform this assignment based on an arbitrary index of performance. The approach at NIST is step-wise refinement of the performance of the system. Given the particular hardware being used, a certain number of processors i s chosen arbitrarily. For that configuration, the processes are assigned to the processors. Then. the system i s evaluated in terms of i t s performance. If the performance is unacceptable, the designer has several options. The fmt option is to add more processors. This alternative is balanced against the possibility of the additional communication requirements of the processors. Another alternative is to add faster processors or s p e c i a l purpose processors, such as dynamics chips, which optimize particularly compute intensive operations. This trade-off clearly relates to cost. Another alternative is to r e a s s i g n the processes to the processors in order to balance the workload of each processor. Each of the alternatives can be used by the designer in order to improve the performance of the system. This allows a particular configuration which implements the functional architecture to change with time as improvements in technology are realized.
CONCLUSION
The NASREM functional architecture provides the technology independent paradigm which serves as the foundation from which any NASREM implementation can be derived. Interfaces may be developed for the NASREM architecture which will take into account the research already published in the literature. When a NASREM implementation i s desired, the result is, by necessity, a reflection of the current state-of-the-art However, since the interfaces are carefully specified alternative software andhardware solutions may easily be tezted and integrated. This will allow the Flight Telerobotic Servicer W S ) to evolve with technology, both for space as well as for terresmal applications. 
